The Power of Assertions in SystemVerilog ハードカバー – 2010/10/25

英語版 Eduard Cerny (著), Surrendra Dudani (著), John Havlicek (著),

すべての形式と版を表示

このページの読み込み中に問題が発生しました。もう一度試してください。

この商品には新版があります:

SVA: The Power of Assertions in SystemVerilog
￥24,831
(4)
通常2～3週間以内に発送します。

This book is the result of the deep involvementof the authors in the development of EDA tools, SystemVerilog Assertion standardization, and many years of practical experience. One of the goals of this book is to expose the oral knowhow circulated among design and veri?cation engineers which has never been written down in its full extent. The book thus contains many practical examples and exercises illustr- ing the various concepts and semantics of the assertion language. Much attention is given to discussing ef?ciency of assertion forms in simulation and formal veri?- tion. We did our best to validate all the examples, but there are hundreds of them and not all features could be validated since they have not yet been implemented in EDA tools. Therefore, we will be grateful to readers for pointing to us any needed corrections. The book is written in a way that we believe serves well both the users of SystemVerilog assertions in simulation and also those who practice formal v- i?cation (model checking). Compared to previous books covering SystemVerilog assertions we include in detail the most recent features that appeared in the IEEE 1800-2009 SystemVerilog Standard, in particular the new encapsulation construct “checker” and checker libraries, Linear Temporal Logic operators, semantics and usage in formal veri?cation. However, for integral understanding we present the assertion language and its applications in full detail. The book is divided into three parts.

この商品に関する問題を報告する

本の長さ

544ページ
言語

英語
出版社

Springer
発売日

2010/10/25
寸法

15.6 x 3.18 x 23.4 cm
ISBN-10

1441965998
ISBN-13

978-1441965998
すべての詳細を表示

商品の説明

著者について

30 years: Professor at Concordia U. and Universite de Montreal, McGill Uiniversity, 25 years Consultant to Nortel (Ottawa) and others in testability, modeling, verification. 1 year: Design Verification (formal tools), Nortel, Billerica, MA 7 years - current: R&D Synopsys, Marlborough, MA Member and past Chair of IEEE P1800 SV-AC committee

登録情報

出版社 ‏ : ‎ Springer; 第2010版 (2010/10/25)
発売日 ‏ : ‎ 2010/10/25
言語 ‏ : ‎ 英語
ハードカバー ‏ : ‎ 544ページ
ISBN-10 ‏ : ‎ 1441965998
ISBN-13 ‏ : ‎ 978-1441965998
寸法 ‏ : ‎ 15.6 x 3.18 x 23.4 cm

この商品をレビュー

カスタマーレビューを書く

Amazon Advertising 商品の露出でお客様の関心と反応を引き出す	Audible（オーディブル）「聴く」読書会員なら聴き放題	アマゾンウェブサービス（AWS）クラウドコンピューティングサービス	Amazonアウトレット訳あり商品をお手頃価格で販売

Amazonビジネス（法人購買）請求書払い法人価格・数量割引	AmazonGlobal 65か国/地域以上への海外配送がより簡単に	Shopbop 世界中の厳選されたファッションアイテム